Abstract-In this paper, a high-speed low-power full adder design using multiplexer based pass transistor logic featuring full-swing output is proposed. The adder is designed and simulated using the industry standard 130 nm CMOS technology, at a supply voltage of 1.2 V. The obtained Power Delay Product (PDP) of its critical path is 29×10-18 J and its power consumption is 2.01μW. The proposed full adder is also capable to function at lower supply voltages of 0.4 V and 0.8 V without significant performance degradation. The proposed adder when cascaded in a 4-bit ripple carry adder configuration, its power, delay and PDP performance are better than the other adders making it suitable for larger arithmetic circuits
I. INTRODUCTION
Low power and high speed system design is challenged by modern electronic system driven by ever increasing user mobility. The full adder is a fundamental building block of the Arithmetic Logic Unit (ALU) in a digital processing system, with its datapath typically consuming over 30% of the total power consumption [1] . Because full adders are most extensively used in the datapath, they need to be energyefficient in order to conserve power.
Full adders can be classified as full swing and non-full swing type. Static CMOS full adder [2] is one of the full swing adders; however, it consumes more power and the speed is limited by high gate capacitance of the transistors. Transmission gate (TGA) [3] and transmission function (TFA) [4] full adders consumes moderate power but comparatively have poor driving capability. Hybrid CMOS full adders have good driving capability but exhibits large delay compared to TGA and TFA adders; examples of hybrid CMOS full adder includes the14T adder [6] , hybrid pass transistor static CMOS (HPSC) adder [7] , and differential pass transistor logic (DPL) adder [8] . There are few adder structure proposed in the literature [9] - [11] with less number of transistors claiming to be low power consumption; however, they are not providing full swing output plus have poor noise margin and poor driving capability making it not fit to be directly interfaced with other digital system; and hence these non-full swing adders are not considered in this paper.
In this paper, we propose a full swing adder design using multiplexer based pass transistor logic. Compared to conventional CMOS logic where the source terminal of the transistor is connected to VDD or GND, the source terminal in pass transistor logic is connected to input signal and thus eliminating short circuit power loss in this design. Also the proposed pass transistor logic uses minimum size for transistors (and thus minimum gate node capacitances) which minimizes the dynamic switching power consumption.
II. FULL ADDER DESIGN

A. Proposed Full Adder Block Diagram
The sum (S) and carry output (Co) of 1-bit full adder as a function of binary inputs A and B, and carry input (Ci) is expressed as:
Denoting XOR output as H and XNOR output as H 1 then the eqns. (1) and (2) becomes as: (6) reveals that a full adder can be implemented using 2 to 1 MUX as shown in the block diagram of Fig. 1 . 
B. 2 to 1 MUX Implementation
A 2 to 1 MUX has 2 inputs, one output and a select input. At a time, only one of the inputs will be passed to the output based on the select input. Fig. 2(a) shows MUX implementation using 2 transistors (an nMOS and a pMOS). When S=0, then M1 conducts and the input X will be passed to the output Z; and when S=1, then M2 conducts and the input Y will be passed to the output. However, the output is not full swing to VDD and GND. For logic 1, the output is VDD-V tnMOS ; and for logic 0, the output is V tpMOS . Therefore the 2 to 1 MUX is implemented using 4 transistors (2 nMOS and 2 pMOS) as shown in Fig. 2(b) . In this, at any time two of the transistors will conduct, one from pMOS and another from nMOS to pass the input to the output. The conduction of two transistors at a time will alleviate the threshold losses and hence full swing output is obtained. C. Proposed Full Adder Implementation using 2 to 1 MUX 2 to 1 MUX as discussed above is used to implement the full adder expressions in eqns. (3) to (6) . The operation is explained as below.
• In the XOR expression H=A·B 1 +A 1 ·B, input A is used as select input that pass B to the output when A = 0; and it passes B 1 to the output when A = 1.
• In the XNOR expression H 1 =A·B+A 1 ·B 1 , input A is used as select input that pass B 1 to the output when A = 0; and it passes B to the output when A = 1.
• In the sum (S) expression S=H 1 ·Ci+H·Ci 1 , the intermediate output H is used as select input that pass Ci to the output when H = 0; and it passes Ci 1 to the output when H = 1.
• In the carry output (C o ) expression C o =A·H 1 +H·C i , the intermediate output H is used as select input that pass A to the output when H = 0; and it passes C i to the output when H = 1.
Thus the complete diagram of the proposed full adder using MUX is shown in Fig. 3 . All the four modules are implemented using MUX based pass transistor logic. The total power dissipation in the full adder circuit is given by [12] :
Where C n is the node junction capacitance, I scn is the node short circuit current and I ln is the node leakage current. In the proposed design, minimum transistor size is used to minimize the node capacitance and hence the dynamic switching losses; and also minimum VDD and GND terminals have been used to minimize the short circuit power losses. 
III. SIMULATION RESULTS
The performance evaluation of proposed full adder was carried out using the simulation test bench as shown in Fig. 4 ; where the inverters at the input and output provides real environment for the full adder. The proposed adder is compared with static CMOS, TGA adder, TFA adder and HPSC [7] adder. The transistor sizes for CMOS, TGA and TFA adders have been taken from [5] . All the full adder design was simulated using the industry standard 130nm CMOS Silterra PDK. In order to allow an objective and fair comparison, the following settings are observed:
(a) The circuits exhibit different delay for different transitions; as such, worst-case delay, t P , was taken from the two delays t PHL and t PLH for all the circuits.
(b) The transistor size was taken the same as in the published work.
(c) The power dissipation in the circuit was taken as the sum of input power from drive signals and power drawn from the VDD supply. This is because, for some design, such as pass transistor logic, considerable amount of power is drawn from the input drive cells.
(d) The delay for carry input (Ci) to carry output (Co) was considered for all the cases at it determines the speed performance of the full adder when cascaded to form a ripple carry adder. The simulation result of proposed adder along with other adders is shown in Table I . For the sake of clarity and understanding the power taken by the adders from input driver and that taken from VDD supply is shown separately. The sum of these two powers is then the total power dissipation in the full adder. It can be seen that the proposed pass transistor based adder consumes lower power and lower PDP than the other adders' architecture. The power consumption is the lowest of all the adders in comparison. The power consumption is lower by 58% to 95% and the PDP improvement ranging from 34% to 99%. The simulated input and output waveforms of the proposed adder are shown Fig. 5 , and it is evident that it generates full swing output with good driving capability.
There are cases where a single bit full adder performance deteriorates when cascaded to form an n-bit full adder because of poor driving capability. To evaluate the performance of the proposed full adder in a real circuit, the proposed full adder cells are arranged in cascade to form a 4-bit ripple carry adders (RCA). The input vectors 1010+0101+C i was applied to the adders so that the carry input (C i ) propagates through each adder cells. The results obtained are summarised in Table  II; and it can be seen that the proposed adder perform well with lower PDP and its improvement range from 57% to 96%.
The PDP improvement in 4-bit adder is better than in 1-bit adder; which implies that the proposed adder structure is best suited for n-bit RCA adder.
The proposed adder and other adders in comparison were also simulated with different VDD voltages of 0.4 V and 0.8 V to verify its performance. The corresponding power, delay and PDP comparisons are shown in Table 3 . Again, it is evident that the proposed circuit performs better than all the adders in comparison at different VDD voltages.
The proposed adder exhibits low power consumption; one of the main reason is that it uses pass transistor logic where by the input signals avoid direct short to the GND line expect the three inverters and thus the short circuit power loss contributed by the second term of the eqn. (7) is minimized. The second reason is that we have used minimum transistor size (W/L) for all the transistors which has minimized the dynamic switching loss associated with the first term of eqn. (7) . One more feature of pass transistor logic is that the design is robust; it will work well for any transistor size; whereas, other logic styles design requires careful scaling of transistor sizes which requires many design optimization iterations.
The static-CMOS consumes more power as evident from Table 1 through 3; because it uses many GND connection in its architecture; the same goes to other adder architectures in comparison. HPSC and static-CMOS adder exhibits longer delay as evident from the results; because the Ci to Co has a propagation delay of minimum three transistors in the HPSC adder and of four transistors in the static-CMOS adder. 
IV. CONCLUSION
In this paper, a new 2 to 1 MUX based pass transistor logic full adder design has been presented in the 130 nm CMOS technology. The proposed adder yields better performance in the form of lower power consumption, relatively lower delay and PDP in comparison to recent designs reported in the literature. The proposed adder provides a full-swing output voltage and is shown to be robust against supply voltage scaling and transistor sizing. When cascaded in a 4-bit ripple carry adder configuration, its power, delay and PDP performance are better than the other adders making it suitable for larger arithmetic circuits.
